Time-based fault location method for LV distribution systems
نویسندگان
چکیده
منابع مشابه
fault location in power distribution networks using matching algorithm
چکیده رساله/پایان نامه : تاکنون روشهای متعددی در ارتباط با مکان یابی خطا در شبکه انتقال ارائه شده است. استفاده مستقیم از این روشها در شبکه توزیع به دلایلی همچون وجود انشعابهای متعدد، غیر یکنواختی فیدرها (خطوط کابلی، خطوط هوایی، سطح مقطع متفاوت انشعاب ها و تنه اصلی فیدر)، نامتعادلی (عدم جابجا شدگی خطوط، بارهای تکفاز و سه فاز)، ثابت نبودن بار و اندازه گیری مقادیر ولتاژ و جریان فقط در ابتدای...
Fault Location Techniques for Distribution Systems
Faulted lines must be repaired and returned to service in the shortest possible time to provide reliable service to the customers. Fault locators provide estimate for both sustained and transient faults. Transient faults cause minor damage that is not easily visible on inspection. Fault locators help identify those locations for early repairs to prevent recurrence and consequent major damages. ...
متن کاملInformation Fusion Based Fault Location Technology for Distribution Network
Along with the increasing the level of distribution network intelligence and the network complexity, the automatic fault location technology for distribution network is particularly important. But the traditional fault location methods based on one information source is impossible to locate the faults accurately because of there are losses or faults in the information from the distribution. So,...
متن کاملA Fault Area Location Method in Distribution Network with DG
To precisely locate the grounded fault area in distribution network with DG, a new grounded fault area location algorithm based on three-phase impedance model and fault features in distribution network with DG is proposed in this paper. This method establishes three-phase impedance model if the distribution network with DG, analyzes and extracts the fault characteristics on the basis of the thr...
متن کاملFault Location in FPGA-Based Reconfigurable Systems
In this paper, we describe a new technique for locating faulty Lookup Tables (LUTs) in FPGA-based reconfigurable systems. The technique is in-place (does not alter the routing structure of the LUT network) and is based on pseudo-exhaustive Built-In Self-Test where each configured LUT is tested exhaustively. Our technique involves selective reprogramming of the LUTs and takes advantage of partia...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electrical Engineering
سال: 2015
ISSN: 0948-7921,1432-0487
DOI: 10.1007/s00202-015-0346-1